2D Systolic Array with AXI4-BRAM

A digital hardware project on parallel computation, done with Xilinx tools.

• Designed a 2D systolic array in Verilog
• Moved data in and out through AXI4-BRAM interfaces
• Worked on the dataflow so the array stays busy computing

Stack: Verilog, Xilinx, AXI4